VERILOG
Verilog
Verilog, standardized as IEEE 1364, is a hardware description language used to model electronic systems. It is most commonly used in the design and verification of digital circuits at the register-transfer level of abstraction. It is also used in the verification of analog circuits and mixed-signal circuits.The above text is a snippet from Wikipedia: Verilog
and as such is available under the Creative Commons Attribution/Share-Alike License.